



Layer #1



- (1) Unit cell size 350  $\mu\text{m}$
- (2) Unit cell size 250  $\mu\text{m}$
- (3) Unit cell size 300  $\mu\text{m}$
- (3) Unit cell size 400  $\mu\text{m}$

This layer



## Mask

### Injection

100mm dia.

(1) 30mm

(2) 20mm

(3) 20mm

(4) 30mm

## Conductor

PEG3  
1-0.5mm

**Insulator**

~~This layer~~

### Area map

(1) Unit/cell size 350 nm

(2) Unit cell size 250  $\mu\text{m}$

(3) Unit cell size 300  $\mu\text{m}$

(3) Unit cell size 400  $\mu\text{m}$




Figure 1 B.

# Layer #3





Figure 1 C


# PEG process mask #4 (Cover grass mask, this is irradiated opposite side)

All dimension in masks for PEG processing  
should be enlarged by 1.0005 times. Reversal

## Area map

- (1) Unit cell size 350 um
- (2) Unit cell size 250 um
- (3) Unit cell size 300 um
- (3) Unit cell size 400 um

5 in. sq. quartz substrate




1mm

2mm

Mask

Injection



(1) 30mm


(2) 20mm

(3) 20mm

(4) 30mm

100mm dia.


Conductor



PEG3  
t=0.5mm

Insulator

This Grass



250, 300, 350, 400 um

R=70um

Figure 1 D.

# Fabrication Process

- 1. Via in layer substrate
- 2. ITO
- 3. Vertical electrode for layer joining
- 4. Polyimide coat
- 5. Layer joining




Figure 2.



# Schematic of joining metallurgy




Figure 2. Vertical electrical connection fabrication

process. Figure 4(A) Multilayered stacked structure before final assembly





Figure 4, Side view of a one-layer electrophoretic display.

Figure 4(B) A completed one layer electrophoretic display structure



Figure 5

FABRICATION OF GLASS SPACERS #2 & #3



(1) Glass substrate with holes as shown in figure 2 and in this figure the glass will be Hoya photosensitive type glass. Glass substrate will be purchased from a Hoya Glass with the holes already produced in it.




Figure 5(B)

(2) Glass is pressed against a conformal substrate such as metal filled epoxy, elastic polymer with a thin foil of gold, or stainless steel foil.



Figure 5(C)

(3) During electroplating metal is allowed to overplate.

(4) The overplated metal is removed by CMP. The planarized substrate still attached to the metal carrier will be processed further see figure 1.

(5) The planarized metal filled glass will be sputtered with 200 Å Ti and 800 Å Cu (200 Å Ti and 1000 Å Ni, if we decide to use Ni metallurgy)




Figure 5(D)

(6) The planarized metal filled glass substrate still attached to the cathode will be spun on with 10 to 12 μm of AZ 4620 resist

(7) After mask alignment with the metal filled vias, AZ-4620 will be exposed and developed - opening the metal

(8) 10 to 15 μm of copper or nickel will be electroplated.

- (9) The resulting Copper/AZ Resist or Ni/AZ Resist structure will be polished to planarize
- (10) 2000 to 5000 Å of SnBi or Sn Pb (eutectic – low temperature) will be electroplated
- (11) AZ resist will be removed by exposure and development.
- (12) The seed layer of Cu will be electroetched followed by 0.1 % HF chemical etch of Ti, or will be sputter etched.
- (13) A layer of SU8 epoxy based negative working resist will be applied and cured.
- (14) The epoxy resist will be planarized sufficiently to expose electroplated SnPb or SnBi.
- (15) A mask will be exposed and developed resulting in structure shown below.




Fig. 5(E)

- (16) After removal of the glass from the substrate (cathode carrier) the parts will be dipped into electroless Sn or In solution to overcoat the metal by a thin solder (backside).
- (17) When all parts are completed they will be aligned clamped and heated. When temperature of melting of solder is reached the clamp will be released and heating will continue for 30 minutes to permit all cells to self align. A slight amount of vibration may be necessary for plate to move until self aligned. The assembly will then be cooled.
- (18) The part will now be ready to be filled with the electrophoretic solution.

While the masks should be made for all levels at the same time it should be possible to prove the concept by building only the top compartments and the cover glass. Upon assembly this will represent a monochrome display. If the concept works further levels can then be fabricated and the total structure can be built on a glass equipped with TFT's.

Top Cover Plate - Top View




FIG 5F



A-A' view

FIG 5G

~~Figure 5~~ ~~Figure 5(F)~~

- (1) Glass will be coated with AZ 4620 resist and exposed with a pattern shown above with slight overhang.
- (2) Glass will be etched in 500 A deep with HF.
- (3) After rinsing it will be sputtered with 500 A of Ni or Ti and lift-off will be performed.
- (3) a) Alternatively and electroless Ni will be plated into the grooves. The plated Ni will be overcoated by thin Sn or In by plating.





Figure 6 (A) Forming <sup>metal</sup> vias in polymer by hot pressing and moulding.

Fig. 6 (B) Forming <sup>metal</sup> vias in polymer by casting (ie doctor blading).






Figure 6 (c) Forming imbedded vias in polymer by hot molding into spherical balls.



Side view FIG 7A



Top view FIG 7B

Figure 7. Arrangement for stacking, alignment and clamping of substrate layers for subsequent solder joining.




Figure. 8 A continuous fabrication process for individual layers comprising the display.

The flowchart illustrates a 10-step PCB manufacturing process, with steps 109 through 119. The steps are represented by rectangular boxes connected by arrows, with descriptive text and additional notes provided for each step.

- 109**: Remove resist and Seed Layer. (Note: "Remove resist" is written vertically to the left of the box, and "and Seed Layer" is written vertically below it.)
- 110**: Apply SU8 dielectric. (Note: "Apply SU8" is written vertically to the left of the box, and "dielectric" is written vertically below it.)
- 111**: Planarize to open Copper. (Note: "Planarize to open Copper" is written vertically to the right of the box.)
- 112**: Expose and Developed Ash. (Note: "Expose and Developed" is written vertically to the right of the box, and "Ash." is written vertically below it.)
- 113**: Electrodes Plate CoWP Immersion-Plate Au. (Note: "Electrodes" is written vertically to the left of the box, "Plate CoWP" is written vertically below it, and "Immersion-Plate Au." is written vertically to the right of the box.)
- 114**: Cut. (Note: "Cut" is written vertically to the right of the box.)
- 115**: Fill individual layers with Electrodeposition fluid or LC. (Note: "Fill individual layers with" is written vertically to the left of the box, "Electrodeposition fluid" is written vertically below it, and "or LC." is written vertically to the right of the box.)
- 116**: Seal. (Note: "Seal" is written vertically to the right of the box.)
- 117**: Align all individual layers clamp. (Note: "Align all individual layers" is written vertically to the left of the box, and "clamp" is written vertically below it.)
- 118**: Heat in. (Note: "Heat in" is written vertically to the right of the box.)
- 119**: (Note: This step is represented by a box with no text, but it is the final step in the sequence.)

```

graph TD
    117[117 Align all individual layers  
clamping] --> 118[118 Heat in Vacuum + Solder]
  
```







Figure 9.

# Via and ITO

- 1. Via making by photo etching



- 2. Sputtering ITO and patterning




Figure 10(A) Fabrication of a Guest-Host liquid crystal Display.

# Color Display: Vertical electrode

- 3. Vertical electrode by copper plating




TABLE I


Substrate thickness (microns)	Via diameter (microns)	Aperture ratio (%) (3 vias in 300 microns pixel)
500	90	79
200	36	97
100	18	99

Figure 10B) Fabrication of through hole vias connected to ITO electrodes

# Color Display: Polyimide coat

## • 4. Polyimide coat and patterning

– Printing



~~Laser ablation~~




Figure ~~10(a)~~ 10(c)

# Color Display: Layer Joining






Figure 10(D) Preparation of two layers for via joining  
The height of the flanges defines separation between layers

# Color Display: Pixel Structure

## and ITO



One Pixel



(E) 10(F) 4 cm

10 (E) Overall view first level electrical connections of metallized via to ITO

Post (1) mounted onto (3) and (3) is isolated.

# Pixel Structure

- Stacked Structure
  - Vertical electrode
  - Vertical electrical connection





FIG 10F  
 (GH-LC Display) after joining.  
 Figure to (F) Completed structure




FIG 11  
conductor (to be joined to  
the metal electrodes of  
OLED structure

## Organic light emitting diode display (Bottom emission structure)






FIG 12

## Three-layer stacked OLED